Atty. Docket No. 02986.P035 PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:	
John M. Beardslee, et al.	Examiner: Thangavelu, K.
Application No. 09/724,585	Art Unit: 2123
Filed: November 28, 2000	Confirmation No. 7620
For: METHOD AND SYSTEM FOR DEBUGGING AN ELECTRONIC SYSTEM	

Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

Enclosed is a copy of Information Disclosure Citation Form PTO-1449 or PTO/SB/08 together with copies of the documents cited on that form, except for copies not required to be submitted (e.g., copies of U.S. patents and U.S. published patent applications need not be enclosed). It is respectfully requested that the cited documents be considered and that the enclosed copy of Information Disclosure Citation Form PTO-1449 or PTO/SB/08 be initialed by the Examiner to indicate such consideration and a copy thereof returned to applicant(s).

Pursuant to 37 C.F.R. § 1.97, the submission of this Information Disclosure Statement is not to be construed as a representation that a search has been made and is not to be construed as an admission that the information cited in this statement is material to patentability.

Pursuant to 37 C.F.R. § 1.97, this Information Disclosure Statement is being submitted under one of the following (as indicated by an "X" to the left of the appropriate paragraph):

__X__ 37 C.F.R. §1.97(b).

_____ 37 C.F.R. §1.97(c). If so, then enclosed with this Information Disclosure Statement is one of the following:

____ A statement pursuant to 37 C.F.R. §1.97(e) or

____ A check for $_____ for the fee under 37 C.F.R. § 1.17(p).

_____ 37 C.F.R. §1.97(d). If so, then enclosed with this Information Disclosure Statement are the following:

(1) A statement pursuant to 37 C.F.R. §1.97(e); and

(2) A check for $_____ for the fee under 37 C.F.R. §1.17(p) for submission of the Information Disclosure Statement.

If there are any additional charges, please charge Deposit Account No. 02-2666.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Dated: 8/16, 2005

James C. Scheller, Jr.
Reg. No. 31,195

12400 Wilshire Blvd.
Seventh Floor
Los Angeles, CA 90025-1026
(408) 720-8300

FIRST CLASS CERTIFICATE OF MAILING (37 C.F.R. § 1.8(a))

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on: August 16, 2005.

Date of Deposit

Connie Thayer

Name of Person Mailing Correspondence

Connie Thayer

Signature

8-16-05

Date

Substitute for Form 1449/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Complete if Known	
Application Number	09/724,585
Filing Date	11/28/2000
First Named Inventor:	John M. Beardslee
Art Unit	2123
Examiner Name	Thangavelu, K.
Attorney Docket No.	02986.P035

Sheet	1	of	7

U.S. PATENT DOCUMENTS

Exmnr Initials*	Cite No.[1]	Document Number Number	Kind Code[2] (If known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		US- 6,587,995	B1	07/01/2003	Duboc et al.	
		US- 6,779,145	B1	08/17/2004	Edwards et al.	
		US- 6,785,854	B1	08/31/2004	Jaramillo et al.	
		US- 6,789,217	B2	09/07/2004	Slaugh et al.	
		US- 6,791,352	B2	09/14/2004	Verdoorn et al.	
		US- 6,795,963	B1	09/21/2004	Andersen et al.	
		US- 6,799,128	B2	09/28/2004	Duff et al.	
		US- 6,822,474	B2	11/23/2004	Chaudhari	
		US- 6,823,224	B2	11/23/2004	Wood et al.	
		US- 6,826,717	B1	11/30/2004	Draper et al.	
		US- 6,839,654	B2	01/04/2005	Röllig et al.	
		US- 6,839,874	B1	01/04/2005	Fang	
		US- 6,859,892	B2	02/22/2005	Bolding et al.	
		US- 6,868,376	B2	03/15/2005	Swoboda	
		US- 6,894,530	B1	05/17/2005	Davidson et al.	

FOREIGN PATENT DOCUMENTS

Exmnr Initials*	Cite No.[1]	Foreign Patent Document Country Code[3] Number[4]	Kind Code[5] (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T[6]
		WIPO 00/043884	A1	07/27/2000	Wenzel et al.		
		WIPO 01/063434	A1	08/30/2001	Barry		
		WIPO 01/071876	A1	09/27/2001	Ricchetti et al.		

Examiner Signature		Date Considered	

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. [1]Applicant's unique citation designation number (optional). [2]See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. [3]Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). [4]For Japanese patent documents, the indication of the year of reign of the Emperor must precede the serial number of the patent document. [5]Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. [6]Applicant is to place a check mark here if English language translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.**

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

Substitute for Form 1449/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Complete if Known	
Application Number	09/724,585
Filing Date	11/28/2000
First Named Inventor:	John M. Beardslee
Art Unit	2123
Examiner Name	Thangavelu, K.
Attorney Docket No.	02986.P035

Sheet	2	of	7

U.S. PATENT DOCUMENTS

Exmnr Initials*	Cite No.[1]	Document Number		Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number	Kind Code[2] (If known)			
		US- 6,895,365	B2	05/17/2005	Voorhees et al.	
		US- 6,895,372	B1	05/17/2005	Knebel et al.	
		US- 6,904,577	B2	06/07/2005	Schubert et al.	
		US- 2004/0111252	A1	06/10/2004	Burgun et al.	
		US- 2004/0181385	A1	09/16/2004	Milne et al.	
		US-				
		US-				
		US-				
		US-				
		US-				
		US-				
		US-				
		US-				
		US-				
		US-				

FOREIGN PATENT DOCUMENTS

Exmnr Initials*	Cite No.[1]	Foreign Patent Document			Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T[6]
		Country Code[3]	Number[4]	Kind Code[5] (if known)				

Examiner Signature		Date Considered	

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. [1]Applicant's unique citation designation number (optional). [2]See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. [3]Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). [4]For Japanese patent documents, the indication of the year of reign of the Emperor must precede the serial number of the patent document. [5]Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. [6]Applicant is to place a check mark here if English language translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.**

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

Substitute for Form 1449/PTO				Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT *(use as many sheets as necessary)*				Application Number	09/724,585
				Filing Date	11/28/2000
				First Named Inventor:	John M. Beardslee
				Art Unit	2123
				Examiner Name	Thangavelu, K.
Sheet	3	**of**	7	Attorney Docket No.	02986.P035

NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No[1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	T[2]
		Ableidinger et al., "Multi-Core Embedded Debug for Structured ASIC Systems", DesignCon 2004, February 2004, 23 pgs.	
		"Actel Corporation, "Actel Silicon Explorer II - User's Guide", March 2004; cover page, page ii and pp.3-43.	
		Altera Corporation, "Quartus II Handbook, Volume 3", Section IV-1, May 2005; pp. 9/1-9/14; pp. 10/1-10/46; pp. 11/1-11/46; pp. 12/1-12/10.	
		Altera Corporation, "SignalTap II Features", http://www.altera.com/products/software/products/quartus2/verification/signaltap2/sig-feature_descriptions.html, June 2005, pp. 1-4.	
		ASSET Intertech, Inc., "ScanWorks Diagnostic & Repair Station Bundle", Document 20019-H, June 2005, pp. 1-6.	
		Automotive DesignLine, "Lattice Semi in-system configuration engine goes into JTAG system", http://www.automotivedesignline.com, February 14, 2005, pp. 1-3.	
		Bennetts, R.G., "Boundary Scan Tutorial", ASSET Intertech Inc., September 2002, pp. 1-58.	
		First Silicon Solutions, Technical Data for CLAM System for Actel FPGA Devices", http://www.fs2.com, June 2005, 2 pgs.	
		First Silicon Solutions, Inc., "Trace Instrumentation and Architectures for OCP Buses", DATE Conference 2005, March 2005, 16 pgs.	
		First Silicon Solutions, Inc., "Getting Started - FS2 System Analyzer for QuickLogic Eclipse Devices", http://www.fs2.com, January 2004, pp. 1-29.	
		First Silicon Solutions, Inc., "Getting Started - System Analyzer for AMD Geode GX and Geode LX Processors", http://www.fs2.com, May 2005, pp. 1-45.	
		First Silicon Solutions, Inc., "Technical Data for ISA-ACTEL51 In-Target System Analyzer for Actel Core8051 Microcontroller Cores", http://www.fs2.com, June 2005, 2 pgs.	

Examiner Signature		Date Considered	

xaminer: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this rm with next communication to applicant.

Applicant's unique citation designation number (optional). [2]Applicant is to place a check mark here if English Translation is attached.

Substitute for Form 1449/PTO				Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT *(use as many sheets as necessary)*				Application Number	09/724,585
				Filing Date	11/28/2000
				First Named Inventor:	John M. Beardslee
				Art Unit	2123
				Examiner Name	Thangavelu, K.
Sheet	4	**of**	7	Attorney Docket No.	02986.P035

NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No[1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	T[2]
		First Silicon Solutions, Inc., "Technical Data for ISA-ARM System Analyzer for ARM Processors and Cores", http://www.fs2.com, June 2005, 2 pgs.	
		First Silicon Solutions, Inc., "Technical Data for ISA-CAST51 In-Target System Analyzer for CAST 8051 Synthesizable Microcontroller Cores", http://www.fs2.com, June 2005, 2 pgs.	
		First Silicon Solutions, Inc., "Technical Data for FS2 System Analyzer for QuickLogic Eclipse FPGA Devices", http://www.fs2.com, June 2005, 2 pgs.	
		First Silicon Solutions, Inc., "Technical Data for System Navigator OE for AMD Geode GX Processors", http://www.fs2.com, June 2005, 2 pgs.	
		First Silicon Solutions, Inc., "Technical Data for System Navigator OE for MIPS32 and MIPS64 Cores", http://www.fs2.com, June 2005, 2 pgs.	
		First Silicon Solutions, Inc., "Technical Data for In-Target System Analyzer for Altera Nios Embedded Processor Systems", http://www.fs2.com, June 2005, 2 pgs.	
		First Silicon Solutions, Inc., "Technical Data for FS2 System Analyzer for QuickLogic QuickMIPS ESP Devices", http://www.fs2.com, June 2005, 2 pgs.	
		First Silicon Solutions, Inc., "Technical Data for In-Target System Analyzer for LSI Logic ZSP500 DSP Core", http://www.fs2.com, June 2005, 2 pgs.	
		First Silicon Solutions, Inc., "Getting Started - ISA-Jazz Debugger", http://www.fs2.com, April 2004, pp. 1-22.	
		First Silicon Solutions, Inc., "Technical Data for FS2 On-Chip Logic Navigator System for Actel FPGA Devices", http://www.fs2.com, June 2005, 2 pgs.	
		First Silicon Solutions, Inc., "Technical Data for Logic Navigator System for Atmel FPGA Devices", http://www.fs2.com, June 2005, 3 pgs.	

Examiner Signature		Date Considered	

xaminer: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this rm with next communication to applicant.

Applicant's unique citation designation number (optional). [2]Applicant is to place a check mark here if English Translation is attached.
his collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. onfidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed plication form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing s burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORM O THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.**

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

Substitute for Form 1449/PTO				Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT *(use as many sheets as necessary)*				Application Number	09/724,585
				Filing Date	11/28/2000
				First Named Inventor:	John M. Beardslee
				Art Unit	2123
				Examiner Name	Thangavelu, K.
Sheet	5	**of**	7	Attorney Docket No.	02986.P035

NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No[1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	T[2]
		First Silicon Solutions, Inc., "Preliminary Technical Data for FS2 MED System for SoC Multi-Core Embedded Debug", http://www.fs2.com, February 2004, 2 pgs.	
		First Silicon Solutions, Inc., "Technical Data for ISA-M8051EW In-Target System Analyzer for Mentor Grphics M8051EW Synthesizable Microcontroller Core", http://www.fs2.com, June 2005, 2 pgs.	
		First Silicon Solutions, Inc., "Getting Started - System Navigator for MIPS Cores", http://www.fs2.com, March 2005, pp. 1-49.	
		First Silicon Solutions, Inc., "Preliminary Technical Data for AMBA Navigator AMBA On-Chip Bus Analyzer for AHB Bus Systems", http://www.fs2.com, June 2005, 2 pgs.	
		First Silicon Solutions, Inc., "Preliminary Technical Data for OCP Navigator On-Chip Bus Socket Analyzer for OCP Bus Systems", http://www.fs2.com, June 2005, 2 pgs.	
		First Silicon Solutions, Inc., "Preliminary Technical Data for SiliconBackplane Navigator On-Chip Bus Analyzer for Sonics SiliconBackplane uNetwork", http://www.fs2.com, June 2005, 2 pgs.	
		First Silicon Solutions, Inc., "NIOS II Hardware Reference - System Analyzer for the Nios II Processor Core", http://www.fs2.com, November 2004, pp. 1-33.	
		First Silicon Solutions, Inc., "NIOS II Software User Guide - System Analyzer for the Nios II Processor Core", http://www.fs2.com, November 2004, pp. 1-34.	
		First Silicon Solutions, Inc., "Getting Started - FS2 System Analyzer for QuickLogic QuickMIPS Devices", http://www.fs2.com, February 2004, pp. 1-44.	
		First Silicon Solutions, Inc., "Technical Data for System Navigator for AMD Geode GX Processor", http://www.fs2.com, June 2005, 2 pgs.	
		First Silicon Solutions, Inc., "Technical Data for System Navigator for MIPS32 ad MIPS64 Cores", http://www.fs2.com, June 2005, 2 pgs.	

Examiner Signature		Date Considered	

xaminer: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this rm with next communication to applicant.

\pplicant's unique citation designation number (optional). [2]Applicant is to place a check mark here if English Translation is attached.

Substitute for Form 1449/PTO				Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT *(use as many sheets as necessary)*				Application Number	09/724,585
				Filing Date	11/28/2000
				First Named Inventor:	John M. Beardslee
				Art Unit	2123
				Examiner Name	Thangavelu, K.
Sheet	6	**of**	7	Attorney Docket No.	02986.P035

NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No[1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	T[2]
		First Silicon Solutions, Inc., "Technical Data for System Navigator for Tensilica Xtensa Processors", http://www.fs2.com, June 2005, 2 pgs.	
		First Silicon Solutions, Inc., "Getting Started - VAutomation System Analyzer, VSA-186", Version 1.8.0.2, http://www.fs2.com, October 2002, pp. 1-19.	
		First Silicon Solutions, Inc., "Technical Data for VSA-8X/18X System Analyzer for ARC International (formerly VAutomation) V186 and Turbo186 Synthesizable Cores", http://www.fs2.com, June 2005, 2 pgs.	
		Goel et al., "On-Chip Test Infrastructure Design for Optiomal Multi-Site Testing of System Chips", DATE Conference 2005, March 2005, 6 pgs.	
		Lauterbach, "BDM/JTAG Debuggers", http://www.lauterbach.com, January 2005, pp. 1-51.	
		Lauterbach, "ICD In-Circuit Debugger", http://www.lauterbach.com, January 2005, pp. 1-23.	
		Lauterbach, "Lauterbach - Basic Concept", http://www.lauterbach.com, January 2005, pp. 1-15.	
		Mayer et al., "Debug Support, Calibration and Emulation for Multiple Processor and Powertrain Control SoCs", Date Conference 2005, March 2005, 5 pgs.	
		S2C Inc., "IP Porter Introduction", http://www.s2cinc.com/aaipi3.asp, June 2005, 9 pgs.	
		Stollon et al., "Multi-Core Embedded Debug for Structured ASIC Systems", DesignCon 2004, February 2004, pp. 1-23.	

Examiner Signature		Date Considered	

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

[1]Applicant's unique citation designation number (optional). [2]Applicant is to place a check mark here if English Translation is attached.

Substitute for Form 1449/PTO				Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT *(use as many sheets as necessary)*				Application Number	09/724,585
				Filing Date	11/28/2000
				First Named Inventor:	John M. Beardslee
				Art Unit	2123
				Examiner Name	Thangavelu, K.
Sheet	7	**of**	7	Attorney Docket No.	02986.P035

NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No[1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	T[2]
		Xilinx, Inc., "ChipScope Pro Software and Cores User Guide", UG029, Version v7.1, February 2005, 122 pgs.	
		Yang et al., "Extraction Error Modeling and Automated Model Debugging in High-Performance Low Power Custom Designs", Date Conference 2005, March 2005, 6 pgs.	

Examiner Signature		Date Considered	

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

[1]Applicant's unique citation designation number (optional). [2]Applicant is to place a check mark here if English Translation is attached.